

MAINTENANCE PRACTICE


for the

701A/702A

TRANSMISSION TEST SETS

GENERAL ELECTRIC
INSTRUMENTATION & COMMUNICATION
1200 KONA DRIVE
COMPTON, CA 90220
(213) 642-5317

Reorder Part Number 4200-0031-00
Printed 7/79
Original Issue



HALCYON

#1 Halcyon Plaza
2121 Zanker Rd.
San Jose, CA. 95131
(408) 293-9970

MAINTENANCE PRACTICE
for the
701A/702A
TRANSMISSION TEST SETS

CONTENTS	PAGE
1. GENERAL INFORMATION.....	1
2. PERFORMANCE SPECIFICATIONS.....	2
3. THEORY OF OPERATION.....	3
A. General.....	3
B. Oscillator and Transmitter...	4
C. Receiver.....	5
D. Timing Generator.....	6
E. Frequency Counter.....	7
F. Level Meter.....	8
G. Logic Equations.....	13
H. Dial and Hold Functions.....	14
4. TEST AND CALIBRATION.....	17
A. 701A and 702A Test and Calibration Procedures.....	17
B. ED-1101-00 (Digital Level PCB) Test Procedure.....	18
5. ENGINEERING DRAWINGS.....	20




Fig. 1

1. GENERAL INFORMATION

1.01 The Halcyon 701A and 702A are voice-band transmission test sets with level, noise, and frequency measurement capabilities in conformance with Bell Technical Reference PUB 41009. The 701A is compact, lightweight, and comes equipped with batteries (optional) to make the unit a completely portable test instrument. (See Figure 1.) The 702A is the rack-mount version of the 701A, requiring only 1-3/4 inches of mounting space. (See Figure 2.) The 702A normally operates from ac power, but may be equipped for operation from -48 Vdc office battery supplies. Special features include the following:

1.02 Dual Digital Displays. Different colored displays provide positive differentiation between Level/Noise (red) and Frequency (green) digital readouts.

1.03 Holding Tone Oscillator. A 1004-Hz holding tone is provided for use in measuring loss, noise with tone, transient impairments or other tests which require a tone having precise frequency control and spectral purity.

1.04 Voice Frequency Channel. For VF measurements, the transmitter bandwidth is from 50 Hz to 4 kHz. C-message and 3-kHz flat weighting networks are provided to measure noise on such circuits. A 1010-Hz notch filter

can be used to notch out the 1004-Hz tone. This notched noise measurement mode is recommended for all transmission facilities with PCM or companded carrier links.

1.05 Program Channel. For program channel measurements the transmitter bandwidth is from 4 kHz to 20 kHz. A program channel weighting network and a 15-kHz flat weighting network is provided to measure noise on such circuits. This feature is useful in checking local loops for conformance with digital data transmission or wideband program channel requirements.

1.06 Battery Charge Status Indications (701A only). Battery power supply circuits have been configured so that the 5-volt display and associated logic supply will discharge first, instead of the 9-volt supply that powers the basic measurement and signal-generation circuitry. Consequently, the display operation will give visual indication of a marginal battery charge. This visual indication will appear as a random but continuous flickering of either the Level/Noise or the Frequency display. When this occurs, battery operation should be discontinued and a recharge initiated before the unit is used again.

1.07 The 702A may be equipped for operation from a -48 Vdc office battery in facilities where this is the only source of power.




Fig. 2

2. PERFORMANCE SPECIFICATIONS

2.01 Transmitter:

- Holding Tone: 1004 Hz +/-0.1 Hz
- Oscillator Range: 50 Hz to 20 kHz (2 ranges)
- Output Level Range: -40 dBm to +13 dBm
- Tuning Control: Ten Turn Pot
- Level Control: Ten Turn Pot
- Distortion: <-50 dB, 200 Hz to 4 kHz
<-40 dB, 50 Hz to 200 Hz and .4 kHz to 20 kHz

2.02 Receiver:

- Frequency Range: 50 Hz to 20 kHz
- Frequency Response: +/-0.1 dB, 200 Hz to 4 kHz
+/-0.2 dB, 4 kHz to 15 kHz
+/-0.5 dB, 50 Hz to 20 kHz
- Level Range: -50 dBm to +13 dBm
- Measurement Resolution: 0.1 dB
- Measurement Accuracy @ 1 kHz: +/-0.1 dB, -30 dBm to +13 dBm
+/-0.2 dB, -30 dBm to -50 dBm

2.03 Frequency Counter:

- Frequency Range: 50 Hz to 20 kHz
- Level Range: -50 dBm to +13 dBm
- Measurement Resolution: 1 Hz, 50 Hz to 4 kHz
10 Hz, 4 kHz to 20 kHz
- Measurement Accuracy: +/-1 Hz, 50 Hz to 4 kHz
+/-10 Hz, 4 kHz to 20 kHz

2.04 Noise Measurement:

- Weighting Networks: C-Message, 3 kHz Flat
Program, 15 kHz Flat
- Level Range: 10 dBm to 99 dBm
- Notch Attenuation: <-50 dB, 995 to 1025 Hz
- Measurement Resolution: 1 dB
- Measurement Accuracy: +/-1 dB

2.05 General:

- Input Impedance: 600 or 900 ohms
25K, Bridged
- Output Impedance: 600 or 900 ohms
- Power (701A): NiCd Batteries or 117/230 Vac
50/60 Hz
- Battery Capacity (701A): 5 hrs. Nominal
- Charger (701A): 117/230 Vac
- Charging Time (701A): 8 Hrs. Nominal
- Power (702A): -48 Vdc Office Battery or 117/230 Vac,
50/60 Hz
- Size (701A): 5" (12.7 cm) H x 7" (17.78 cm) W x 12" (30.48 cm) D
- Size (702A): 1 3/4" (4.44 cm) H x 19" (48.26 cm) W x 10" (25.4 cm) D
- Weight (701A): Approximately 10 lbs (4.5 kg)
- Weight (702A): 8 lbs. (3.6 kg)
- Environment: 0 to 50 deg. C
0 to 90 percent Relative Humidity

3. THEORY OF OPERATION

A. General


3.01 This section contains the theory of operation for the five major circuits of the 701A and 702A units. These are: (1) oscillator and transmitter, (2) receiver, (3) timing generator, (4) frequency counters and (5) level meter.

3.02 Block Diagrams: Figure 3 is a simplified functional block diagram of the 701A. The diagram is equally applicable to the 702A unit except as noted. Each of the sections depicted in Figure 3 is expanded by a detailed block diagram describing that particular section. The major sections shown are functional blocks and do not correspond to physical blocks in the actual unit. The physical locations of all major components are listed in the detailed block diagrams and can be correlated to the appropriate schematic diagram for detailed analysis of the circuit. For

example, referring to Figure 4, assume you want to locate the VCO circuit on the schematic diagram. The block representing the VCO is labeled VCO and is further identified as IC11 and 1102; this means that the VCO circuit is an IC chip which is identified as IC11 and is located on schematic diagram SD-1102-00. (See Section 5.) The physical location of the chip is shown on the associated assembly drawing, ED-1102-00.

3.03 Schematic Diagrams: The schematic diagrams for the 701A and 702A units are located in Section 5 in numerical order. Three of the printed circuit boards (PCBs) used in the 701A unit are used also in the 702A unit. Hence, the schematics for these boards will not be duplicated and only one schematic diagram per board appears as reference for both units. The PCBs that are common to both units and share the same schematics are:

SD-1100-00	Level Meter PCB
SD-1101-00	Digital Level PCB
SD-20P4-01	Termination PCB



*Refer to paragraph 3.21 for description of different dial and hold functions available.

Fig. 3

B. Oscillator and Transmitter (Figure 4)

3.04 VCO: The frequency of the VCO is controlled by the 4 kHz/20 kHz range switch and the TUNE control. The wiper of the TUNE control (R3) controls two current sources via buffer IC13. One current source controls the down ramp and the other current source controls the up ramp of the symmetrical triangular waveform output of the VCO (IC11). The 4 kHz/20 kHz range switch selects the different timing capacitors to the VCO - depending on the frequency range selected.

3.05 Sine Wave Shaping: The sine wave shaping circuit converts the VCO triangular waveform output into a sine wave via a diode network. The diodes are biased and conduct at programmed points of the input waveform to change

the transfer function of the shaping circuit.

3.06 Oscillator Select: The 1004/QUIET/OSC switch controls the oscillator select, a dual analog switch. The selected oscillator signal is buffered by IC17, attenuated by the LEVEL control and buffered by IC20. The gain of IC20 is changed by the 600/900 termination switch to provide constant signal power across the termination. The gain is X1.22 for 900 ohms and X1 for 600 ohms.

3.07 Transmitter: The oscillator output signal from IC20 is fed via Quiet Select IC21, a dual analog switch, amplified by IC22, 23, and transformer coupled to the TRANSMIT Jack J6. The oscillator output can be disabled by the dual analog switch IC21 when the 1004/QUIET/OSC switch is placed in the QUIET position.




Fig. 4

C. Receiver (Figure 5)

3.08 Input Circuits: The hold circuit (Q4-Q6) is a constant-current source which is connected to the tip and ring contacts of the RECEIVE Jack when the HOLD/OFF switch is placed in the HOLD position. The DIAL Jack via its shorting contacts is connected to the RECEIVE Jack when the DIAL/MEAS switch is placed in the DIAL position. The gain of IC10 is changed by the 600/900 termination switch to compensate for the power level change across the line termination. The 701A and 702A sample-and-hold circuits are further described in paragraphs 3.21 through 3.26.

3.09 Filter: The output from amplifier IC10 is fed to the following

points: (1) directly to the frequency counter circuitry on the Common Analog PCB; (2) to Filter Select A, IC13 (a quad analog switch); (3) C-message filter; (4) program filter; and (5) 3 kHz filter. When IC13 is enabled by Filter Select Logic (IC17-19) the output from IC13 is buffered by IC9 and applied directly to Filter Select B (IC14) as a "receive level" signal, to the 15 kHz Filter, and the Notch Filter. When IC14 is enabled by the Filter Select Logic, one of its four inputs is switched to the level meter circuitry via IC12 and to the VOLUME control. The four selectable inputs are: (1) noise, (2) unfiltered receive level, (3) unfiltered transmit level, or (4) notch noise.




Fig. 5

D. Timing Generator (Figure 6)

3.10 Frequency Dividers: The 1-MHz oscillator signal is used by the Level Meter counting circuits. It is also divided by 1000 to obtain a 1-kHz signal (SCNFRQ) which is used by the Level Meter and Frequency Counter to multiplex the counter digits onto the decoder input lines. The 1-kHz signal is also divided by 10 to obtain a 100-Hz signal. This signal is in turn divided by 12 by two separate counters; one counts on the positive edges of the 100-Hz signal, and the other counts on the negative edges. Thus, the two counters

are out of phase by one-half of the input period. The third stage of one counter provides a divide-by-6 output, which is further divided by 10 for use in the autoranging circuit in the Level Meter.

3.11 Timing Logic: Figure 7 shows the timing signals produced by combinations of the two divide-by-12 counters. Both counters count in binary until $\bar{C} \cdot \bar{D}$ resets both counters. The diagram shows the logic equation for each signal; these signals will be explained fully in the Frequency Counter and Level Meter descriptions.




Fig. 6




Fig. 7

E. Frequency Counter (Figure 8)

3.12 Input Circuits: The TPMT/RCV switch determines which input signal is selected. The low-pass filter removes noise spikes, and the square wave converter clips the signals to form a digital signal. The Frequency Select gating circuitry gates the square wave output or the output of a X10 frequency multiplier. The multiplier makes a 1 Hz resolution possible for a counter period of 0.1 second. The multiplier consists of a VCO, phase-locked loop and a divide-by-10 counter. The X10 signal is

divided by 10 and compared with the input signal to correct the VCO frequency.

3.13 Counter and Display. The timing cycle begins with a TIMCLP signal (Time of Clear Pulse) which clears the 4-digit counter. The clear pulse is formed by differentiating the trailing edge of the TIMCLR signal (see Figure 7). The input signal is counted for 100 ms; the TIMXFR signal (Time of Transfer) overrides the input signal and transfers the counter contents to a storage register. The contents of the register are

continuously multiplexed onto the four bit data lines, one digit at a time. The multiplexing is controlled by the 1-kHz SCNFRO (Scan Frequency) signal from the Timing Generator. The bit data is decoded by a BCD-to-seven segment decoder which controls the display segments through driver transistors.

3.14 Corresponding segments of all digits are wired together. The four-digit data lines indicate which digit is being multiplexed onto the bit data lines. Each digit data line feeds a driver which connects to the anode of all segments for a single digit. Therefore, any given segment of the display is lit by a coincidence of the segment driver and the digit driver. The display is blanked when the switches are set to QUIET and TRMT position. The decimal point is determined by the 4 kHz/ 20 kHz switch. The 4-kHz position gives X.XXX kHz; the 20-kHz position gives XX.XX kHz.

F. Level Meter (Figure 9)

3.15 Detectors: The input to the Level Meter is derived from Receiver Filter Select B (Figure 5), and consists

of receiver noise, receiver level, receiver notch noise, or transmitter level. The signal is fed to an amplifier with a gain of 0, +20, or +40 dB. The gain is set by using the autoranging signal to switch, via a dual analog switch, feedback resistors in the amplifier. The output of the amplifier is fed to an Average Detector and a Peak Detector. The Average Detector output is selected for level measurements. The two detector outputs are summed to form a quasi-rms signal for noise measurements. The selected detector output, noise or level, is filtered to yield a dc output.

3.16 The dc output from the filter is compared with reference voltages that represent under-range, over-range, and out-of-range thresholds. The out-of-range comparator blanks the display; the under-range and over-range comparator outputs drive the Autorange Gain Switching logic. A two-bit counter stores the gain data (SD-1101-00):

- AGC40 (40 dB gain) = Q1 (least significant bit)
- AGC20 (20 dB gain) = Q2 (most significant bit)
- AGC (0 dB gain) = $\overline{Q1} \cdot \overline{Q2}$




Fig. 8




Fig. 9

The counter steps for any of the following conditions:

Over-range • AGC40

+ (under-range + over-range) • AGC20

+ under-range • AGC

3.17 A 1.67-Hz signal (CLK2HZ) from the Timing Generator is used as a counter clock. The counter resets whenever Q1•Q2 occurs; note that the counter steps from the AGC20 state for either over-range or under-range. The over-range condition steps the counter to the AGC state by resetting the counter. The under-range condition steps the counter once more to reach the AGC40 state. Figure 10 shows how the gain is switched for a decreasing signal and an increasing signal. Note the 2-dB hysteresis for the two cases. This avoids excessive gain switching for signals which fluctuate at the gain boundaries. The hysteresis is provided by the voltage comparators. The under-range comparator turns on for input voltages less than 0.074 volts, while the over-range comparator turns on for inputs greater than 1.11 volts. The autoranging gain signals are fed back to the input amplifier to set the gain, and are also fed to the Level Meter Logic to correct the display.

3.18 Log Converter: Figure 11 shows the operation of the log converter. The ENDMES (End Measure) pulse from the Timing Generator charges a capacitor to a reference voltage. At the end of the pulse, the capacitor is allowed to discharge through a resistor. The capacitor voltage is buffered by a high impedance amplifier and compared with the dc voltage that represents the input signal level. The output of the comparator is high from the start of the ENDMES pulse until the capacitor voltage is less than the input voltage. The width of the comparator output is inversely proportional to the log of the input voltage.

3.19 Counter Logic: The output pulse of the log converter comparator (LOGWND) is used as a "window" to gate 1 MHz clock pulses to the 3-digit counter which drives the level display. Addi-




Fig. 10




Fig. 11

tional window pulses are added to correct the display for the selected gain.

(a) Negative dB Level Measurements:

Figure 11 shows the timing for level measurements. The first case shown is a negative dB level. A LEVWIND (level window) signal is formed when:

$$\text{LEVWIND} = \text{LOGWND} \oplus \text{LEVREF}$$

LEVREF (level reference) is a 15 ms pulse from the timing generator. The timing cycle begins with the clearing of the counter with TIMCLP. The counter input for level measurements is:

$$\begin{aligned} &1 \text{ MHz} \cdot \text{TIMXFR} \\ &\cdot (\text{LEVWIND} + \text{AGC20} \\ &\cdot \text{TIM20} + \text{AGC40} \cdot \text{TIM40}) \end{aligned}$$

Only the portion of LOGWND that follows the end of LEVREF is counted. The portion during LEVREF is blocked by the exclusive OR; the portion before LEVREF is cleared by TIMCLP. Note that the count increases as the input level decreases. The count pulses are divided by 10 and fed to the 3-digit counter. (The counter is actually a 4-digit counter; the LSD is not displayed. Therefore, an additional division by 10 is inserted.)

(b) Scaling: Proper scaling of the display is provided by the TIM20 and TIM40 pulses. The 20 ms TIM20 pulse is gated by AGC20 to add 20,000 pulses to the count. Dividing these pulses by 10^2 results in a display of 200. Since the display is in tenths of dB, 20.0 dB is added. TIM40 is used in a similar manner for the 40 dB range, and neither signal is used for the 0 dB range. The contents of the counter are transferred to a storage register at the TIMXFR pulse (Time of Transfer). Counting is blocked during this pulse.

(c) Positive dB Level Measurements:

The second case shown in Figure 11 is a positive level measurement. The counter is enabled from the end of LOGWND until the end of LEVREF. Note that the count decreases as the input level decreases. The sign of the display is determined by a FF, which is set high (positive signal) if LOGWND is low at the end of LEVREF. The displayed + sign is formed by a combination of the - sign and a vertical line.

(d) Noise Measurements: Noise measurements are displayed in reverse notation, i.e., dB_{rn}. 0 dB_{rn} corresponds to 90 dBm and -90 dB_{rn} corresponds to 0 dBm. Figure 12 shows the log conversion. A NOIWND (noise window) signal is formed when:

$$\text{NOIWND} = (\text{TIM40} \cdot \text{LOGWND}) + \text{TIMCLR}$$

The timing cycle begins with the clearing of the counter with TIMCLP. The counter input for noise measurements is:

$$\begin{aligned} &1 \text{ MHz} \cdot \text{TIMXFR} \cdot (\text{NOIWND} + \text{TIM20} \\ &\cdot \text{AGC20} + \text{TIM40} \cdot \text{AGC20} \cdot \text{AGC40}) \end{aligned}$$

Figure 12 shows that NOIWND enables the counter from the end of LOGWND to the beginning of TIM40. Note that the count decreases as the noise level decreases. Proper scaling is provided by adding the TIM20 pulse for the 20 dB range, TIM40 for the 0 dB range, or neither for the 40 dB range. TIMXFR blocks the counting at the end of the cycle and transfers the counter contents to the storage register. The counter requires at least one additional count pulse to transfer the counter contents. This requirement is met by the TIMCLR term in the equation for NOIWND.

3.20 Level Display: The operation of the level display is similar to that of the Frequency Meter Display (paragraph 3.13). The sign, decimal point, and tenths digit are blanked for noise measurements. The level display

is blanked with the plus sign on whenever a level measurement exceeds +13 dBm. Conversely, the display is blanked with the minus sign on whenever the controls are set to TRMT and QUIET position. The entire display is blanked when the controls are set to TRMT and NOISE or NOTCH NOISE.

G. Logic Equations

$$\text{ENDMES} = D1 \cdot B1$$

(End Measure)

$$\text{TIM20} = C1 \cdot (\overline{D1} + B1) = \overline{C1} \cdot D1 \cdot \overline{B1}$$

(Time 20 dB)

$$\text{TIM40} = B1 \cdot C1 + \text{TIM20} = B1 \cdot C1 + \overline{C1} \cdot D1 \cdot \overline{B1}$$

(Time 40 dB)

$$\text{TIMXFR} = \overline{A1} \cdot \text{ENDMES} = \overline{A1} \cdot B1 \cdot D1$$

(Time of Transfer)

$$\text{TIMCLR} = A1 \cdot \text{ENDMES} = A1 \cdot B1 \cdot D1$$

(Time of Clear)

$$\text{LEVREF1} = C + D + A + B$$

$$\text{LEVREF} = \text{LEVREF1} + (D1 \cdot C1)$$

(Level Reference)

$$\text{LEVWND} = \text{LOGWND} \cdot \overline{\text{LEVREF}} + \overline{\text{LOGWND}} \cdot \text{LEVREF}$$

$$\text{LEVREF} = \text{LOGWND} \oplus \text{LEVREF}$$

(Level Window)

$$\text{NOIWND} = \text{TIMCLR} + (\text{TIM40} \cdot \overline{\text{LOGWND}})$$

(Noise Window)

$$\text{COUNT} = 1\text{MHZ} \cdot \overline{\text{TIMXFR}} \cdot [(\overline{\text{LEVEL}} \cdot (\text{TIM20} \cdot \text{AGC20} + \text{TIM40} \cdot \text{AGC20} \cdot \text{AGC40} + \text{NOIWND}))]$$




Fig. 12

$$+ \text{LEVEL} \cdot (\text{AGC40} \cdot \text{TIM40} + \text{AGC20} \cdot \text{TIM20} + \text{LEVWND})$$

$$\text{NEGSGN} = \text{BLNFRQ} + \text{LEVEL}$$

(Negative Sign)

$$\text{POSSGN} = \text{LEVEL} \cdot \text{FF3} \text{ (+ sign formed by } \text{POSSGN} \cdot \text{NEGSGN)}$$

(Positive Sign)

$$\text{FF3}_J = \overline{\text{LOGWND}} \text{ [(FF3 (IC3-1, 1101) is 1 for +, 0 for -)]}$$

$$\text{FF3}_K = \text{LOGWND}$$

$$\text{FF3}_{\text{CLK}} = \overline{\text{LEVREF}}$$

$$\text{BLNFRQ} = \text{QUIET} \cdot \text{XMT}$$

(Blank Frequency)

$$\text{BLNLEV} = \text{OUTRNG} + \text{QUIET} \cdot \text{XMT} + \overline{\text{LEVEL}} \cdot \text{XMT}$$

(Blank Level)

$$\overline{\text{FRQCNT}} = \text{VF} \cdot \text{INPUT X10} + \overline{\text{VF}} \cdot \text{INPUT} + \text{TIMXFR}$$

(Frequency Count)

$$\text{AGC20} = \text{Q2 (IC17-12, 1101)}$$

(Auto Gain Control 20)

$$\text{AGC40} = \text{Q1 (IC17-11, 1101)}$$

$$\overline{\text{AGC}} = \overline{\text{Q1}} \cdot \text{Q2}$$

$$\text{Switch AGC} = \text{CLK2HZ} \cdot [\overline{\text{UNDRNG}} \cdot \overline{\text{AGC20}} + \overline{\text{AGC40}} + (\text{UNDRNG} + \text{OVERRNG}) \cdot \text{AGC20} + \text{OVERRNG} \cdot \text{AGC40}]$$

UNDRNG - Under-range
OVERRNG - Over-range

$$\text{Reset AGC} = \text{Q1} \cdot \text{Q2}$$

VF = 4kHz switch position

PROG = 20kHz switch position

$$\text{LEVREC} = \text{LEVEL} \cdot \text{REC}$$

$$\text{LEVXMT} = \text{LEVEL} \cdot \text{XMT}$$

$$\text{FLAT} = \text{LEVEL} + (\overline{\text{WGTD}} + \text{VF})$$

$$\text{VFWGTD} = \overline{\text{LEVEL}} \cdot \text{VF} \cdot \text{WGTD}$$

(C Message Filter)

$$\text{PFWGTD} = \text{LEVEL} \cdot \text{PROG} \cdot \text{WGTD}$$

(Program Filter)


$$\text{VFFLAT} = \overline{\text{LEVEL}} \cdot \overline{\text{PROG}} \cdot \overline{\text{WGTD}}$$

(3 kHz Filter)

H. Dial and Hold Functions

3.21 Variations of the Dial and Hold function have been incorporated in the 701A units manufactured to date. The functional differences and effective serial numbers are described in the following paragraphs.

3.22 701A Units, S/N up thru 1502: Units with serial numbers up thru 1502 have the dial and hold function associated with the TRANSMIT (output) jack. (See Figure 13.) When a dial set is plugged into the DIAL Jack, both the receive and transmit internal measurement circuits are disconnected from the TRANSMIT Jack, and a direct connection is established between the DIAL Jack and the TRANSMIT Jack. This arrangement permits the circuit under test to be connected to the TRANSMIT Jack, and to be dialed up using a dial set plugged into the DIAL Jack. When an off-hook condition is established at the far-end, and with the HOLD/OFF switch in the HOLD position, a holding current is applied to the line under test. Removal of the dial set from the DIAL Jack establishes a connection from the TRANSMIT Jack to the internal measurement circuitry which is controlled by the XFR/NORM switch. With the switch in the XFR position, the measurement circuitry is connected to the circuit under test and the transmit circuitry is disconnected. In the NORM position, the transmit measurement circuitry is connected to the circuit under test to allow application of the oscillator output. The units having this particular arrangement can be identified by the presence of the XFR/NORM toggle switch on the front panel.




S1 Shown in OUT position
 S2 Shown in NORM position
 S3 Shown in OFF position

Fig. 13

3.23 701A Units, S/N 1656 including all subsequent serial numbers except 1662 thru 1668: The current production units incorporate a DIAL/MEAS switch (in lieu of the XFR/NORMAL switch), and have the dial/hold function assigned to the RECEIVE Jack. (See Figure 14.) With the circuit under test patched to the RECEIVE jack and a dial set plugged into the DIAL Jack, the circuit under test can be dialed up when the DIAL/MEAS switch is placed in the DIAL position. Upon establishing an off-hook condition at the far-end, and placing the DIAL/MEAS switch in the MEAS position,

the internal receive measurement circuitry is connected to the circuit under test. If only a measurement test is required, it is not necessary to remove the dial set from the DIAL Jack.

3.24 Most circuits will be held up by the 600 or 900 ohm resistive termination across Tip and Ring. However, for extended loops, additional holding current can be provided by placing the HOLD/OFF switch in the HOLD position. If it is desired to apply a test tone signal, the HOLD/OFF switch must be



- S1 Shown in OUT position
- S4 Shown in MEAS position
- S5 Shown in OFF position

Fig. 14

placed in the HOLD position, the dial set must be removed from the DIAL Jack (if one is connected), and the DIAL/MEAS switch must be returned to the DIAL position. With a dial set removed, the DIAL/MEAS switch functions as a transmit measure switch connecting the circuit under test to the transmit circuit or the measurement circuitry respectively.

3.25 701A Units, S/N 1503 thru 1655 and 1662 thru 1668: A relatively small number of units were manufactured similar to the current version (refer to Paragraph 3.23 and 3.24), but without the capability to connect the transmit output to the dialed up circuit. The front panel arrangement of these units is the same as the current production version.

3.26 702A DIAL and HOLD Function (Figure 13): The 702A units have the same dial and hold configuration as the early 701A models (paragraph 3.22).

4. TEST AND CALIBRATION

A. 701A and 702A Test and Calibration Procedures

4.01 The following procedure is applicable to both the 701A and 702A test sets.

4.02 Test Equipment Required: The following test equipment is required for calibrating the 701A and 702A test sets.

- Multimeter
- RMS Voltmeter
- Distortion Analyzer
- Frequency Counter
- Oscillator
- Oscilloscope
- Attenuator
- Dc Power Supply

4.03 Initial Set-Up Procedure: Set the front panel switches on the 701A or 702A as follows:

FUNCTION switch	LEVEL
DISPLAYS switch	RCV
All pushbutton switches	Out
	(disengaged)

4.04 Jack Connections Test: Check the front panel jacks as follows:

- (a) Check and verify that the Tip and Ring of the RECEIVE, TRANSMIT, and DIAL jacks are not connected to ground.
- (b) Check and verify that the sleeves of all three jacks are connected to analog ground.
- (c) Turn on power to the unit being tested.

4.05 Level Calibration Test: Perform the level calibration test as follows:

- (+10)
- (a) Input a 0.0 dBm signal at 1 kHz and verify that it reads 0.0 dBm (+10) on an RMS meter (600 ohms termination).
- (b) Adjust R10 (8000-1100-00) for a reading of +/-0.0 on the level display. (0) (+10)
- (c) Put 20 dB attenuation in the input signal.
- (d) Adjust R1 (8000-1102-00) for a reading of -20.0 dBm on the level display. (-20)
- (e) Put 40 dB attenuation in the input signal.
- (f) Adjust R8 (8000-1100-00) for a reading of -40.0 dBm on the level display.

(8000-1102-00)
 R1 IS NOT THE 1ST POT
 IT IS 5TH FROM THE RIGHT VIEWED
 FROM THE REAR

(g) Repeat step (a) until the following conditions are met.

<u>RMS Meter</u>	<u>Level Display</u>
+13.0 dBm	+13.0 +/-0.2 dBm
0.0 dBm	0.0 +/-0.1 dBm
-10.0 dBm	-10.0 +/-0.2 dBm
-20.0 dBm	-20.0 +/-0.2 dBm
-30.0 dBm	-30.0 +/-0.2 dBm
-40.0 dBm	-40.0 +/-0.2 dBm
-50.0 dBm	-50.0 +/-0.2 dBm

4.06 Noise Calibration Test: Perform the noise calibration test as follows:

- Set FUNCTION switch to NOISE position.
- Input a 0.0 dBm, 1000 Hz signal.
- Adjust R9 (8000-1100-00) for a reading of 90 dBm on the level display.
- Put 40 dB attenuation in the input signal.
- Adjust R7 (8000-1100-00) for a reading of 50 dBm on the level display.
- Repeat step (b) until the following conditions are met.

<u>RMS Meter</u>	<u>Level Display</u>
0.0 dBm	90 +/-1 dBm
-10.0 dBm	80 +/-1 dBm
-20.0 dBm	70 +/-1 dBm
-30.0 dBm	60 +/-1 dBm
-40.0 dBm	50 +/-1 dBm
-50.0 dBm	40 +/-1 dBm

4.07 Transmitter Level Calibration Test: Perform the transmitter level calibration test as follows:

- Set DISPLAYS switch to TRMT position and select ~~1004 Hz~~ mode.
OSC mode
1000 Hz

(b) Adjust front panel LEVEL control for a level display reading of 0.0 dB.

(c) Adjust R9 (8000-1102-00) until RMS meter (600 ohms terminated) reads 0.0 +/-0.1 dBm.

4.08 Transmitter Frequency Calibration Test: Perform the transmitter frequency calibration test as follows:

(a) Set DISPLAYS switch to TRMT mode and select OSC mode at 0.0 dB, 300 Hz.

(b) Adjust ~~R5, R6, R7~~ ^{R2, R3, R7, R5} (8000-1102-00) for distortion of -50 dB.

* NOTE R7 CHANGES FREQ - CHASE IT WITH DIST ANAL.
(c) Change transmitter frequency to 50 Hz.

(d) Adjust R4 (8000-1102-00) for distortion of -40 dB.

(e) Change transmitter frequency to 3000 Hz.

(f) Adjust R7 (8000-1102-00) for distortion of -48 dB.

* NOTE
(g) Repeat steps (a) thru (f) until the distortion specifications are satisfied.

4.09 1004 Hz Test: Perform the 1004 Hz test as follows:

(a) Set DISPLAYS switch to TRMT position, and select 1004 Hz mode.

(b) Adjust R8 (8000-1102-00) for a frequency display of 1005 Hz.

(c) ADJ R127 FOR 0.0 DBm OUTPUT

B. ED-1101-00 (Digital Level PCB) Test Procedure

4.10 The following test procedure is applicable to both the 701A and 702A test sets:

4.11 Test Equipment Required: The following test equipment is required for performing this test procedure:

701A or 702A (calibrated)
 Frequency Counter
 Halcyon 520B
 Attenuator

4.12 Initial Set-Up Procedure: Set the front panel switches on the 701A or 702A unit as follows:

FUNCTION switch LEVEL
 DISPLAYS switch RCV
 All pushbutton switches: Out
 (disengaged)

4.13 Displays Test: Perform the displays test as follows:

- Input a 1000 Hz signal at 0.0 +/- 0.1 dBm into the RECEIVE Jack.
- The level display should read 0.0 dBm +/- 0.1 dBm and the frequency display should read 1.000 kHz.
- Observe that the frequency display does not change more than 1 Hz in least significant digit at a rate not less than one minute.
- The level display should not change or flicker.
- Both displays should be of equal brightness and readable.

4.14 Autoranging Test: Perform the autoranging test as follows:

- Change input level to -20.0 +/- 0.1 dBm.
- The level display should change to -20.0 +/- 0.1 dBm within 2 seconds and stay at that point.
- Change input level to -40.0 +/- 0.1 dBm.
- The level display should change to -40.0 +/- 0.2 dBm within 2 seconds and stay at that point.

4.15 Noise Test: Perform the noise test as follows:

- Set FUNCTION switch to NOISE position.
- Input the following signals and observe the level display.

<u>Input Signal</u>	<u>Level Display Reading</u>
0.0 +/- 0.1 dBm	90 +/- 1 dBm
-20.0 +/- 0.1 dBm	70 +/- 1 dBm
-40.0 +/- 0.1 dBm	50 +/- 1 dBm
-60.0 +/- 0.1 dBm	30 +/- 1 dBm

4.16 Frequency Resolution Test: Resolution should be 1 Hz for the 4 kHz range and 10 Hz for the 20 kHz range.

4.17 Blanking Logic Test: Perform the blanking logic test as follows:

- Set DISPLAYS switch to TRMT position.
- Set FUNCTION switch to NOISE position.
- Observe that the level display is blanked.
- Set the 1004/QUIET/OSC switch to QUIET position.
- Observe that both displays blank out except for the +/- sign and the decimal point.
- Input a signal 13.5 +/- 0.4 dBm. The level display should be blanked except for the +/- sign and the decimal point.
- Except for the above conditions or low battery, the displays should not blank out in any other modes.
- Turn off power to the unit under test.
- This completes the test procedure for the Digital Level PCB (ED-1101-00).

5. ENGINEERING DRAWINGS

5.01 This section contains the Halcyon engineering drawings required for maintenance of the 701A and 702A test sets. The block and final assembly drawings are included first to aid in identifying the subassembly drawings that follow. The subassembly drawings are in numerical order as indicated by the four-digit base number and the two-digit suffix. All the drawings required for each assembly or subassembly are grouped together, with the schematic diagram followed by the assembly drawing, bills of material, and wiring list as applicable. The drawings included are as follows:

Top Assembly Drawings

1136-00 701A Transmission Test Set
1143-00 702A Transmission Test Set

Sub-Assembly Drawings


0001-45 Enclosure, 701A
0002-45 Frequency Display, 702A
0002-46 Level Display, 702A
1057-00 DC/DC Converter, 702A
1057-15 DC/DC Conv Mod, 702A
1100-00 Level Meter*
1101-00 Digital Level*
1102-00 Common Analog, 701A
1102-01 Common Analog, 702A
1103-01 Mother Board, 701A
1104-00 Power Supply, 701A
1122-24 Front Panel, 701A
1122-25 Rear Panel, 701A
1143-01 Front Panel, 702A
1143-02 Inst Rack, 702A
1148-00 Mother Board, 702A
2084-01 Termination Board*

*Common to both 701A and 702A units

8 7 6 5 4 3 2 1

REV.	DESCRIPTION	DATE	BY
---	SEE SHEET 4	---	---

COMMON ANALOG (1102-01)



ITEM NO.	PART OR IDENTIFYING NO.	QTY.	DESCRIPTION OR IDENTIFICATION	MATERIAL OR PARTS	REVISIONS	DATE
LIST OF MATERIAL OR PARTS LIST						
UNLESS OTHERWISE SPECIFIED, DIMENSIONS ARE IN INCHES, DECIMALS BEING FRACTIONS. BREAK ALL SHARP CORNERS.						
AS / FINISH ON ALL UNFINISHED SURFACES EXCEPT AS NOTED.						
TOLERANCES UNLESS OTHERWISE SPECIFIED:						
DIMENSIONS: ±.01						
HOLE DIA: ±.005						
FINISH: ---						
DATE: ---						
BY: ---						
APPROVED: ---						
SCALE: ---						
STOCK AS: ---						
SHEET 2 OF 4						

3M VAMELL WAY
CAMPBELL, CA 95008

BLOCK DIAGRAM
(MODEL 702)


0 BD-1143-00 F

PC-1143-001E

A


8 7 6 5 4 3 2 1

DO NOT SCALE THIS



REV.	DESCRIPTION	DATE	BY
A	PRODUCTION RELEASE	1-19-71	DB
B	REVISED PER ECO #00454	1-19-71	DB
C	REVISED PER ECO #00528	9-17-71	DB
D	REVISED PER ECO #00689	1-19-71	DB
E	REVISED PER ECO #00751	1-19-71	DB
F	REVISED PER ECO #00886	1-19-71	DB

ITEM NO.	PART OR IDENTIFYING NO.	QTY. REQD.	SYMBOLS OR DESCRIPTION	APPROVAL OR NOTE	REVISION	DATE
LIST OF MATERIAL OR PARTS LIST						
UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES DECIMALS BEFORE PLATING BREAK ALL SHARP CORNERS OR FINISH ON ALL MACHINED SURFACES EXCEPT AS NOTED TOLERANCES ARE: DECIMALS ±.01 MILLIMETERS ±.10 HOLES (SMALL) ±.005 HOLES (LARGE) ±.010 FINISH:						
 HALCON INC. 3511 WAREHILL WAY CAMPBELL, CA 95008				BLOCK DIAGRAM (MODEL 702)		
DRAWN BY: <u> </u> CHECKED BY: <u> </u> DATE: <u> </u>		SCALE: <u> </u>		SHEET NO.: <u> </u> TOTAL SHEETS: <u> </u>		PART NO.: BD-1143-00 REV: F




ITEM NO.	PART OR IDENTIFYING REL.	QTY.	DESCRIPTION	MATERIAL OR NOTE	SPECIFICATION	DATE
LIST OF MATERIAL OR PARTS LIST						
UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES. DIMENSIONS BEFORE PLATING. UNLESS ALL SHARP CORNERS.						
FINISH ON ALL MACHINED SURFACES EXCEPT AS NOTED						
TOLERANCES ON:						
DECIMALS	± .015					
FRACTIONS	± .005					
HOLE DRILLS	± .005					
FINISH	AS NOTED					
DRAWN BY: [Signature]		CHKD BY: [Signature]		DATE: [Date]		REV: [Revision]
PART NO. D 1103-01				DRAWING NO. 1103-01		REV. 1
MFG. NO. [Blank]				STOCK NO. [Blank]		REV. [Blank]



501 VANCELL WAY
CAMPBELL, CA 95008

BLOCK DIAGRAM (MODEL 701)

DATE: [Blank] REV: [Blank]
 D 1103-01
 1103-01
 1103-01




REV.	DESCRIPTION	DATE	APPROVE
1	SEE SHEET 1		

ITEM NO.	PART OR IDENTIFYING NO.	QTY.	DESCRIPTION	REVISION	DATE	BY
LIST OF MATERIAL OR PARTS LIST						
UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES. DIMENSIONS BEFORE PLATING, UNLESS ALL SHOWN OTHERWISE.						
✓ FINISH ON ALL MACHINED SURFACES EXCEPT AS NOTED						
TOLERANCES ON:						
DIMENSIONS ON:						
ANGLES: ±0.2°						
HOLE DRILLS: ±0.005						
TYPICAL:						
SCALE: 1" = 1" EXCEPT AS NOTED						
NEXT REV.:		REV. NO.:	MODEL NO.:	DATE: 11/17/57		SIZE: DRAWING NO.:
				D: BD-1136-00		REV.:
				SCALE: 1" = 1" EXCEPT AS NOTED		REV.:

571 YANDELL WAY
 CAMPBELL, CA 95008

BLOCK DIAGRAM
(MODEL 701)

DATE: 11/17/57
 SIZE: DRAWING NO.:
 D: BD-1136-00
 REV.:
 SCALE: 1" = 1" EXCEPT AS NOTED
 REV.:



REV	DESCRIPTION	DATE	APPROVED
SEEK SHEET 1			



ITEM NO.	PART OR IDENTIFYING NO.	CITY, STATE	MANUFACTURE OR DESCRIPTION	MATERIAL OR MOVC	SPECIFICATION	QTY REQD.
LIST OF MATERIAL OR PARTS LIST						
			UNLESS OTHERWISE SPECIFIED, DIMENSIONS ARE IN INCHES. DIMENSIONS BEFORE PLATING. BREAK ALL SHARP CORNERS. IS FINISH ON ALL MACHINED SURFACES EXCEPT AS NOTED.			
			TOLERANCES ON:			
			DECIMALS			
			FRACTIONS			
			HOLE DIA			
			FINISH			
			APPROVED			

		801 WARELL WAY CAMPBELL, CA 95008	
BLOCK DIAGRAM (MODEL 701)			
DATE	BY	CHKD	APP'D
D			
DRAWING NO. D 1102-1136-00		SCALE: 1 STOCK AS: C	

8 7 6 5 4 3 2 1

SECTION
DRAWING
SHEET ()

TERMINATION BD. (ZOB4-D1)




ITEM NO.	PART OR IDENTIFYING NO.	QTY. REQD.	DESCRIPTION OR IDENTIFICATION	AUTHORITY OR SOURCE	REVISIONS	DATE
LIST OF MATERIALS OR PARTS LIST						
UNLESS OTHERWISE SPECIFIED, DIMENSIONS ARE IN INCHES. DIMENSIONS BEFORE PLATING. MAKE ALL SHARP CORNERS. ALL FINISH ON ALL MACHINED SURFACES EXCEPT AS NOTED.						
TOLERANCES ON:						
DIMENSIONS .015"						
ANGLES .5°						
HOLE DIA. ±.005						
HOLE PITCH .005						
FINISH:						
MATERIAL:						
PART NO. REV. NO. QTY. REQD. MODEL NO.						

HALLCOX
801 VANDERL HAVY
CAMPBELL CA 95301

BLOCK DIAGRAM (MODEL 701)

REV. NO. 1
DATE: 11-13-66
DRAWN BY: []
CHECKED BY: []
APPROVED BY: []

8 7 6 5 4 3 2 1



REVISIONS			
REV	DESCRIPTION	DATE	APPROVED
A	PRODUCTION RELEASE	11-17-76	[Signature]
B	REVISED PER ECD 00469	2-25-78	[Signature]
C	REVISED PER ECD 00875	2-22-78	[Signature]



ITEM NO.	PART OR IDENTIFYING NO.	QTY.	NOMENCLATURE OR DESCRIPTION	MATERIAL OR NOTE	SPECIFICATION	CODE
LIST OF MATERIAL OR PARTS LIST						
UNLESS OTHERWISE SPECIFIED, DIMENSIONS ARE IN INCHES. DIMENSIONS BEFORE PLATING. BREAK ALL SHARP CORNERS.						
65 FINISH ON ALL MACHINED SURFACES EXCEPT AS NOTED						
TOLERANCES ON:						
DECIMALS						
ANGLES ±3°						
HOLES (DRILL) ±.005						
FINISH						
PT-1156-06		REF	701A	DRAWING NO. D BD-1136-00		REV. C
NEXT ASSY.	REV. NO.	REV. DATE	MODEL NO.	SCALE	STOCK AS	SHEET 1 OF 1



801 VANDEL WAY
CHAPARRAL, CA 92508



BLOCK DIAGRAM
(MODEL 701)

SCALE - STOCK AS

DO NOT SCALE DIM.

8 7 6 5 4 3 2 1

REVISIONS			
REV.	DESCRIPTION	DATE	BY
1	REVISED PER EDD-0018	8/29/71	R/IV



D
C
B
A

D
C
B
A

1. T1 & S1 TO BE HAND-SOLDERED; DO NOT IMMERSE IN SOLVENT
 2. FOR PERFORMANCE SPECS SEE X-1100-00
 3. SQUARE PADS DENOTES CATHODE END OF DIODE, POS END OF CAP, EMITTER OF TRANSISTOR OR GATE OF FET
 4. FOR LIST OF MATERIALS SEE 8000-1100-00
 5. FOR SCHEMATIC SEE SD-1100-00

NOTES - UNLESS OTHERWISE SPECIFIED:

ITEM NO.	PART OR IDENTIFYING NO.	QTY. REQD.	ABBREVIATION OR DESCRIPTION	INTERL. OR NOTE	SPECIFICATION	DATE
----------	-------------------------	------------	-----------------------------	-----------------	---------------	------

UNLESS OTHERWISE SPECIFIED: DIMENSIONS ARE IN INCHES. DIMENSIONS BEFORE PLATING. BREAK ALL SHARP CORNERS. IS / FINISH ON ALL MACHINED SURFACES EXCEPT AS NOTED.		501 - WARELL WAY CAMPBELL, CA 95008
TELEPHONE 510-835-1100		
PCB ASSEMBLY - LEVEL METER BD.		DATE: 8-29-71 DESIGNED BY: R/IV DRAWING NO: ED-1100-00 SCALE: 2:1 (FROM AS BUILT)
NEXT ASSY: 8000-1100-00 REV. NO: 1 MODEL NO: 701 A		SHEET NO: 1 TOTAL SHEETS: 1

R 7 6 5 4 3 2 1 100 NET SCALE DIM

8

7

6

5

4

3

2

1


REV.	DESCRIPTION	DATE	APPROVED
1	SEE SHEET 1		

D


C

B

A



ITEM NO.	PART OR IDENTIFYING NO.	QTY.	DESCRIPTION	MATERIAL OR MFR.	SPECIFICATION	CODE
LIST OF MATERIAL OR PARTS LIST						
UNLESS OTHERWISE SPECIFIED, DIMENSIONS ARE IN INCHES. DIMENSIONS BEFORE PLATING. BREAK ALL SHARP CORNERS.						
FINISH ON ALL MACHINED SURFACES EXCEPT AS NOTED.						
TOLERANCES ARE:						
DECIMALS	±.015					
FRACTIONS	±.005					
HOLE DIA.	±.005					
FINISH	AS NOTED					
DATE	APPROVED	SCALE	DRAWING NO.	REV.		
			D-1100-001	1		
PREP. BY	CITY	STATE	MODEL NO.	SCALE - STOCK AS - SHEET NO.		
				DO NOT SCALE DRAWING		




LEVEL METER BOARD

DATE: APPROVED: SCALE: DRAWING NO: D-1100-001 REV: 1

SD-1100-001

A



REV.	DESCRIPTION	DATE	BY
A	PRODUCTION RELEASE	4-7-68	RS
B	REVISED PER E.C.O. 00466	7/1/71	DB
C	REVISED PER E.C.O. 00469	1/2/71	DB
D	REVISED PER E.C.O. # 007100	4/2/71	DB
E	REVISED PER E.C.O. # 00774	7/1/71	DB
F	REVISED PER E.C.O. # 00878	8/1/71	DB

ALL RESISTORS ARE IN OHMS 1/8W, 1%
 NOTES-UNLESS OTHERWISE SPECIFIED-

ITEM NO.	PART OR IDENTIFYING NO.	QTY. REQD.	MANUFACTURER OR SOURCE	ACTION ON BOM	REVISION						
LIST OF MATERIAL OR PARTS LIST											
UNLESS OTHERWISE SPECIFIED, DIMENSIONS ARE IN INCHES. DIMENSIONS BEFORE FRACTIONS BREAK ALL SHARP CORNERS.											
MATERIALS TO BE USED IN ALL DIMENSIONS UNLESS OTHERWISE SPECIFIED.											
TOLERANCES ON:											
DIMENSIONS											
ANGLES											
HOLE DRILLING											
FINISH											
<table border="1"> <tr> <td>ED-100-00</td> <td>707A</td> </tr> <tr> <td>28-100-00</td> <td>707A</td> </tr> <tr> <td>NEXT REV.</td> <td>MOD. NO.</td> </tr> </table>						ED-100-00	707A	28-100-00	707A	NEXT REV.	MOD. NO.
ED-100-00	707A										
28-100-00	707A										
NEXT REV.	MOD. NO.										
LEVEL METER BOARD											
D 28-100-00											

HAWKON 301 VANDERL WOOD CAMPBELL, CA 95008


LEVEL METER BOARD

D 28-100-00

DO NOT SCALE

REV. NO. SD-1057-00 REV. 1 A

REVISIONS			
REV.	DESCRIPTION	DATE	APPROVED
A	PRODUCTION RELEASE	3-6-78	<i>RB</i>




1. FOR INTERCONNECTION WIRE LIST SEE WL-1057-15.
 NOTES - UNLESS OTHERWISE SPECIFIED

ED-1057-00	702A MOD
TEXT AREA	
APPLICATION	

QTY REQD	CODE IDENT	PART OR IDENTIFYING NO.	NOMENCLATURE OR DESCRIPTION	MATERIAL SPECIFICATION
PARTS LIST				
UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES TOLERANCES ARE: FRACTIONS DECIMALS ANGLES		CONTRACT NO.		 <small>701 ZANES RD SAN FERNANDO, CALIFORNIA 91345</small>
MATERIAL		APPROVALS	DATE	
FINISH		DRAWN <i>LONG.N</i>	3-6-78	DC/DC CONVERTER BD
SEE NOTES		CHECKED <i>RB</i>	3-6-78	
DO NOT SCALE DRAWING		ISSUED <i>RB</i>	3-6-78	SIZE B FSCM NO. _____ DWG. NO. SD-1057-00 REV. A
		<i>H. Howard</i>	3/6/78	SCALE NONE SHEET 1 OF 1

REVISED PER ECO 0002-96		REVISED PER ECO 0002-96	
DATE	DESCRIPTION	DATE	APPROVED
12-18-78			



5. MOUNT IC'S WITH PINS 1 AT POSITION SHOWN (SQUARE PADS).

6. A SOLDERING LEAD TEMP & SOLDERING TIME FOR IC1 THRU IC4 SHALL NOT EXCEED 230°C FOR 5 SECONDS (WITHOUT PRE HEATING).

7. AT NO TIME DURING THE ANY PROCESS (EITHER A COMBINATION OF PRE HEATING PRIOR TO SOLDERING) SHALL THE INTERNAL TEMPERATURE EXCEED 35°C.

8. CLEANING ONLY THE FOLLOWING CLEANING SOLUTIONS ARE PERMISSIBLE: FRENCH FRUIT, ISOPROPYL ALCOHOL OR WATER.

9. DO NOT IMMERSE HEATED ASSY IN ANY CLEANING SOLUTION.

10. PINS TO PROTRUDE 0.06 MAX. FROM BACKSIDE OF PCB.

11. FOR LIST OF MATERIALS, SEE BOM 0002-96.

12. FOR SCHEMATIC SEE 00-100 2-46.

NOTES UNLESS OTHERWISE SPECIFIED.

REVISED PER ECO 0002-96	REVISED PER ECO 0002-96	REVISED PER ECO 0002-96	REVISED PER ECO 0002-96
DATE	DESCRIPTION	DATE	APPROVED
12-18-78			
PCB ASSY		LEVEL DISPLAY	
ED-0002-96		C	
APPROVED	DATE	APPROVED	DATE
	12-18-78		
SEE NOTES			
DO NOT SCALE DRAWING			

8

7

6

5


4

3

2

1

REV	DESCRIPTION	DATE	APPROVED
A	PRODUCTION RELEASE	1/26/72	



1 FOR MATL LIST SEE 8000-0002-46
 NOTES - UNLESS OTHERWISE SPECIFIED

ITEM NO.	PART OR IDENTIFYING NO.	QTY	DESCRIPTION	MATERIAL OR NOTE	SPECIFICATION	QTY REQD
LIST OF MATERIAL OR PARTS LIST						
UNLESS OTHERWISE SPECIFIED: DIMENSIONS ARE IN INCHES. DIMENSIONS BEFORE PLATING. HOLD ALL SHARP CORNERS.						
AS FURNISH ON ALL REWORKED SURFACES EXCEPT AS NOTED						
TOLERANCES UNLESS OTHERWISE SPECIFIED:						
DECIMALS						
FRACTIONS						
HOLE DRILLS						
FINISH						
501 VANDELL WAY CAMPBELL, CA 95008						
LEVEL DISPLAY BOARD						
DRAWING NO. D1SD-0002-46						
SCALE: STOCK AS SHOWN						

8

7

6


5

4

3

2


1



FOR MATL LIST SEE 8000-0002-4-5
 NOTES- UNLESS OTHERWISE SPECIFIED

ITEM NO.	PART OR IDENTIFYING NO.	QTY. REQD.	SYMBOLIC OR DESCRIPTION	AMOUNT ON HAND	APPROVED	DATE
LIST OF MATERIAL OR PARTS LIST						
UNLESS OTHERWISE SPECIFIED, DIMENSIONS ARE IN INCHES. DIMENSIONS BEING PLATED. FINISH ALL SHARP EDGES.						
<input checked="" type="checkbox"/> FINISH ON ALL MACHINED SURFACES EXCEPT AS NOTED						
TELEPHONE CO. CIRCLES HOLE DIA. FINISH						
DATE- 12-74 BY- [Signature] DRAWN- [Signature]			HALLON INC. 501 VANDERBILT WAY CAMPBELL, CA 95008 FREQUENCY DISPLAY BOARD-702 D 50-0002-45			
NEXT REV. ALL REV.			SCALE- 1:1000 50-0002-45			

DRAWING NO. ED-0002-45		REVISED		DATE		APPROVED	
DATE	REV.	DESCRIPTION	DATE	APPROVED			
	2	REVISED PER ECO #00816	12-18-78				



5. MOUNT ICs WITH PIN 1 IN POSITION SHOWN (SQUARE PAUSE).

4. A. SOLDERING LEAD TEMP: SOLDERING TIME FOR IC1 THRU 4'S SHALL NOT EXCEED 230°C FOR 5 SECONDS (WITHOUT PRE HEATING).
 1. AT NO TIME DURING THE ASST PROCESS (E.G. A COMBINATION OF PRE HEATING PRIOR TO SOLDERING) SHALL THE INTERNAL TEMPERATURE OF A DEVICE EXCEED 260°C.
 B. CLEANING: ONLY THE FOLLOWING CLEANING SYSTEMS ARE PERMISSIBLE: FREON TF, ISOPROPYL ALCOHOL, OR WATER.
 1. DO NOT IMMERSE HEATED ASST IN COLD CLEANING SOLUTION. SPRING TO PROVIDE .06 MAX FROM BACKSIDE OF PCB.
 2. FOR LIST OF MATERIALS, SEE WITH 1002-45.
 3. FOR SCHEMATIC, SEE 1002-45.
 NOTES - UNLESS OTHERWISE SPECIFIED:



QTY	QTY	PART OR	DESCRIPTION	MATERIAL
REQD	ORDER	IDENTIFIER	OR EQUIVALENT	SPECIFICATION
UNLESS OTHERWISE SPECIFIED, DIMENSIONS ARE IN INCHES, TOLERANCES ARE:				
FRAC.	DECIMALS	ANGLES		
XXX	.XX	XXX		
DRAWN		DATE		
1000-1145-00		12-18-78		
PART NO.	REV.	DATE		
1000-1145-00	2	1-9-79		
NEXT ASST	MFG ON	DATE		
		1-3-79		
APPLICATION		DO NOT SCALE DRAWING		

PCB ASSEMBLY
 FREQUENCY DISPLAY
 ED-0002-45
 STOCK ASS: 8000


REV	DESCRIPTION	REV	APPROVED
---	SEE SHEET 1	---	---

DIGITAL BOARD (1101-00)

TERMINATION BD (2084-01)




ITEM NO.	PART OR IDENTIFYING NO.	QTY. REQ'D.	REMARKS OR DESCRIPTION	MATERIAL OR NOTE	QUANTITY	CODE												
LIST OF MATERIALS OR PARTS LIST																		
UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES. DIMENSIONS BEYOND PLACE BREAK ALL SHOWN OTHERWISE.																		
BY / SYMBOL OR ALL DIMENSIONS UNLESS OTHERWISE SHOWN TO BE OTHERWISE.																		
<table border="0"> <tr> <td>DRAWN</td> <td>DATE</td> <td>REV</td> <td>ISSUING NO.</td> </tr> <tr> <td>CHECKED</td> <td>BY</td> <td>APPROVED</td> <td>D:BD-1143-00 E</td> </tr> <tr> <td>SCALE</td> <td>SCALE</td> <td>SCALE</td> <td>SCALE</td> </tr> </table>							DRAWN	DATE	REV	ISSUING NO.	CHECKED	BY	APPROVED	D:BD-1143-00 E	SCALE	SCALE	SCALE	SCALE
DRAWN	DATE	REV	ISSUING NO.															
CHECKED	BY	APPROVED	D:BD-1143-00 E															
SCALE	SCALE	SCALE	SCALE															
<table border="0"> <tr> <td>DATE</td> <td>REV</td> <td>ISSUING NO.</td> </tr> <tr> <td>APPROVED</td> <td>SCALE</td> <td>SCALE</td> </tr> </table>							DATE	REV	ISSUING NO.	APPROVED	SCALE	SCALE						
DATE	REV	ISSUING NO.																
APPROVED	SCALE	SCALE																



REV.	DESCRIPTION	DATE	APPROVED
---	SEE SHEET 1	---	---




ITEM NO.	PART OR DESCRIPTION NO.	QTY.	SYMBOLS OR DESCRIPTION	MATERIAL OR REF.	SPECIFICATION	DATE
LIST OF MATERIAL OR PARTS LIST						
CHECK OTHERS SPECIFIED DIMENSIONS ARE IN INCHES DIMENSIONS DECIMAL PLACES BREAK ALL SHARP CORNERS BY 7/16" ON ALL UNMOUNTED SURFACES EXCEPT AS NOTED						
TEST STANDARDS OR SPECIFICATIONS QUANTITY HOLDING POINTS FINISH						
BLOCK DIAGRAM (MODEL 702)				HALLON INC. 307 PARKER WAY CAMPBELL, CA 95008		
DATE		SIZE	DRAWING NO.	REV.		
APPROVED		D	BD-1143-00	F		
TOPPED		SCALE	STOCK NO.	QUANTITY		
DO NOT SCALE DIMS.						

REVISIONS			
SYM.	DESCRIPTION	DATE	APPROVED
A	PRODUCTION RELEASE	01/16/78	[Signature]
B	REVISED PER ECO 00873	02/03/78	[Signature]




- 5 MAXIMUM LEAD LENGTH FOR ALL LEADS ON FAB SIDE TO BE .09.
 - 4 FOR MOUNTING AND INSTALLATION ADJUSTMENTS SEE DWG. ED-1122-24
 - 3. FOR SCHEMATIC SEE SD-1103-01
 - 2. FOR LIST OF MATERIALS SEE 8000-1103-01
 - 1. FOR WIRING LIST SEE WL-1103-01
- NOTES-UNLESS OTHERWISE SPECIFIED

ITEM NO.	PART OR IDENTIFYING NO.	QTY. REQ'D.	NOMENCLATURE OR DESCRIPTION	MATERIAL OR NOTE	SPECIFICATION	CODE
LIST OF MATERIAL OR PARTS LIST						
UNLESS OTHERWISE SPECIFIED, DIMENSIONS ARE IN INCHES. BREAK ALL SHARP CORNERS.						
FINISH ON ALL MACHINED SURFACES EXCEPT AS NOTED.						
TOLERANCES ON:						
DECIMALS: ± .01						
ANGLES: ± .1°						
HOLES (DRILL): ± .002						
FINISH: SEE NOTES						
DATE: 01/16/78						
BY: [Signature]						
APPROVED: [Signature]						
DRAWING NO. D ED-1103-01						
SCALE: 2X STOCK AS 8000						




8 7 6 5 4 3 2 1

REVISIONS			
SYL	DESCRIPTION	DATE	APPROVED
A	PRODUCTION RELEASE	11-16-76	D.S.
B	REVISED PER ECO 00463	2-25-77	D.S.
C	REVISED PER ECO 00673	1-14-78	D.S.



ITEM NO.	PART OR IDENTIFYING NO.	QTY. REQD.	NOMENCLATURE OR DESCRIPTION	MATERIAL OR NOTE	SPECIFICATION	CODE REQD.
LIST OF MATERIAL OR PARTS LIST						
UNLESS OTHERWISE SPECIFIED: DIMENSIONS ARE IN INCHES. DIMENSIONS BEFORE PLATING. BREAK ALL SHARP CORNERS. <input checked="" type="checkbox"/> FINISH ON ALL MACHINED SURFACES EXCEPT AS NOTED.						
TOLERANCES ON:						
DECIMALS						
ANGLES						
HOLE DIMS						
FINISH: SEE NOTES						
ED 102-01	1	701A				
REV. ASST.	QTY. REQD.	QTY. TOTAL	MODEL NO.			





MOTHER BOARD (MODEL 701)

DATE: 11/16/76
 BY: [Signature]
 APPROVED: [Signature]
 DRAWING NO.: D 15D-1103-01
 SCALE: STOCK AS
 SHEET NO.: 1 OF 1
 DO NOT SCALE DIMS.


8 7 6 5 4 3 2 1

REVISIONS			
REV.	DESCRIPTION	DATE	APPROVED
A	RELEASED FOR PRODUCTION PER ECO# 00528	9/1/73	05



- ⚠ DO NOT LOAD.
 - ⚠ INSULATE LEADS OF COMP RIB WITH TEFLON TUBING AND INSURE THAT AN AIR GAP (MIN .005) EXIST BETWEEN Q4, Q5, AND Q6. IF NECESSARY, INSULATE WITH SHRINK TUBING.
 - 1. ⚠ SQUARE PAD DENOTES ANODE END OF DIODE, POS END OF CAP, EITHER OF TRANSDUCER OR GATE OF FET.
 - 2. FOR LIST OF MATERIALS SEE 8000-1102-01
 - L FOR SCHEMATIC SEE 60-1102-01
- NOTES: UNLESS OTHERWISE SPECIFIED

ITEM NO.	PART OR IDENTIFYING NO.	QTY.	ABBV.	ABBV. OR DESCRIPTION	MATERIAL OR NOTE	SPECIFICATION	DATE	
LIST OF MATERIAL OR PARTS LIST								
				UNLESS OTHERWISE SPECIFIED: DIMENSIONS ARE IN INCHES. DIMENSIONS BEFORE PLATING. BREAK ALL SHARP CORNERS.	 705 - VANDELL WAY CAMPBELL, CA 95008			
				FINISH ON ALL MACHINED SURFACES EXCEPT AS NOTED.				
				TOLERANCES ON:	PCB ASSEMBLY - COMMON ANALOG			
				DEFORMALS				
				HOLE				
				HOLE DRILL				
				FINISH				
				DATE	SCALE	DRAWING NO.	REV.	
				9/1/73	SCALE 2/1	D ED-1102-01	A	
				NOT ASSY	QTY. REQ.	ALL PLS.	MODEL NO.	



ITEM NO.	PART OR IDENTIFYING NO.	QTY.	DESCRIPTION	MANUFACTURE OR SOURCE	REVISIONS	DATE
LIST OF MATERIAL OR PARTS LIST						
UNLESS OTHERWISE SPECIFIED, DIMENSIONS ARE IN INCHES. DIMENSIONS BEFORE PLATING BREAK ALL SHARP CORNERS.						
AS FINISH ON ALL MACHINED SURFACES IS:						
DIPROCESS						
ZINC PLATE						
HOLE FINISH						
FINISH						
DRAWN BY: [Signature]						
CHECKED BY: [Signature]						
APPROVED BY: [Signature]						
DATE: 10-1-67						
DRAWING NO. D-50-1102-01						
SHEET NO. 1 OF 1						

8

7

6

5


4

3

2

1

REV.	DESCRIPTION	DATE	BY
E	REVISED PER ECO #006187A	7/17/71	JLB
F	REVISED PER ECO #006481A	11/20/71	JLB
G	REVISED PER ECO #00699	3/17/72	JLB



⚠ ALL MAY CHANGE TO MEET SPECIFICATIONS.
 † ALL RESISTORS ARE IN OHMS 1/0/W, 1%
 NOTES-UNLESS OTHERWISE SPECIFIED-

ITEM NO.	PART OR IDENTIFYING NO.	QTY.	NOMENCLATURE OR DESCRIPTION	REMARKS OR NOTES	INSPECTION	DATE
LIST OF MATERIAL OR PARTS LIST						
UNLESS OTHERWISE SPECIFIED, DIMENSIONS ARE IN INCHES, DECIMALS BEFORE PLACING NEAR ALL DIMENSIONAL CALLINGS.						
ALL DIMENSIONS ON ALL DRAWINGS UNLESS OTHERWISE SPECIFIED.						
TOLERANCES UNLESS OTHERWISE SPECIFIED:						
FRACTIONS: ±0.005						
DECIMALS: ±0.005						
HOLE DIMENSIONS: ±0.005						
ANGLES: ±0.5°						
SURFACES: ±0.005						
FINISH: ±0.005						
MATERIALS: ±0.005						
PARTS: ±0.005						
DRAWING NO. SD-1102-01						
REV. D						
ISSUED BY JLB						
DATE 7/17/71						
DRAWN BY JLB						
DATE 7/17/71						



COMMON ANALOG

HALCON INC. 500 WINDYBERRY LANE, CARPENTERSVILLE, ILL. 61813

SD-1102-01

8 7 6 5 4 3 2 1

REVISIONS			
REV.	DESCRIPTION	DATE	APPROVED
15	REVISED PER ECO 00409	2/24/77	DB
14	REVISED PER ECO 00485	4-27-77	DB



- ▲ INSULATE LEADS OF DUMP RIB WITH YEFLOX TUBING AND INSURE THAT AN AIR GAP (MIN .02) EXIST BETWEEN Q4, Q5, AND Q6. IF NECESSARY, INSULATE WITH SHRINK TUBING.
- SQUARE PADS DENOTES CATHODE END OF DIODE, POS END OF CAP, EMITTER OF TRANSISTOR OR GATE OF FET
- 2. FOR LIST OF MATERIALS SEE 8000-1102-00
- 1. FOR SCHEMATIC SEE SD-1102-00

NOTES - UNLESS OTHERWISE SPECIFIED:

ITEM NO.	PART OR QUANTIFYING NO.	QTY.	SYMBOLIC OR DESCRIPTION	NATIONAL OR NOTE	SPECIFICATION	CODE IDENT.
LIST OF MATERIAL OR PARTS LIST						
UNLESS OTHERWISE SPECIFIED: DIMENSIONS ARE IN INCHES. DIMENSIONS BEFORE PLATING. BREAK ALL SHARP CORNERS.						
PL FINISH ON ALL MACHINED SURFACES EXCEPT AS NOTED.						
TOLERANCES ARE:						
DIMENSIONS .010"						
HOLE SIZES .005"						
FINISH:						
DATE	QUANTITY	SIZE	DRAWING NO.	REV.		
BY	APPROVED	SCALE 2/1	STOCK AS 8000	SHEET 10/1		
POST ASST.	REV.	QTY.	MODEL NO.			

HAIJON INC. 301 - VANDERBILT WAY CAMPBELL, CA 95008


PCB ASSEMBLY - COMMON ANALOG

ED-1102-00

FD-1102-00-C

A

1 DO NOT SCALE DIMS.



REV. NO.	PART OR IDENTIFYING NO.	QTY.	DESCRIPTION OR IDENTIFICATION	SECTION, OR BOX	SPECIFICATION	DATE
			LIST OF MATERIAL ON PARTS LIST			
			UNLESS OTHERWISE SPECIFIED, DIMENSIONS ARE IN INCHES, DECIMALS BEFORE FRACTIONS, BREAK ALL SHARP CORNERS.			
			USE 1/16" FOR ALL DIMENSIONS UNLESS OTHERWISE SPECIFIED AS NOTED.			
			TOLERANCES ON:			
			DIMENSIONS			
			ANGLES			
			HOLE DRILL			
			FINISH			
			DATE		REV. DRAWING NO.	
			APPROVED		D 50-1102-00	
			EXPOSED		SCALE	STOCK AS




COMMON ANALOG

BY YANDEL WOLF CAMPBELL, O. WOOD

DATE: 11-1-60

SCALE: 1" = 1"



REVISIONS			
SYL	DESCRIPTION	DATE	APPROVED
G	REVISED PER ECO#00811	KS 2-5-79	[Signature]

- 5 TRIM LEADS ON CIRCUIT SIDE OF PCB TO WITHIN .02 TO PREVENT SHORTING.
- 4 DO NOT INSTALL SOCKETS FOR IC9,15,21,27 AND 32.
- 3 SQUARE PADS DENOTES CATHODE END OF DIODE, POS END OF CAP., EMITTER OF TRANSISTOR OR GATE OF FET
- 2 FOR LIST OF MATERIALS SEE 8000-
- 1 FOR SCHEMATIC SEE 80-


NOTES - UNLESS OTHERWISE SPECIFIED:



ITEM NO	PART OR IDENTIFYING NO.	QTY REQD	NOMENCLATURE OR DESCRIPTION	MATERIAL OR NOTE	SPECIFICATION	CODE IDENT.
1	6002-0110-00	1	TIE WRAP			


LIST OF MATERIAL OR PARTS LIST	
DESCRIPTION	QTY
UNLESS OTHERWISE SPECIFIED: DIMENSIONS ARE IN INCHES. BREAK ALL SHARP CORNERS Q3 / FINISH ON ALL MACHINED SURFACES EXCEPT AS NOTED	
TOLERANCES ON:	
DECIMALS	
ANGLES	± .1°
MOUNTING HOLE	± .005

J-1193-00	1	702A	DATE: 2-5-79	SIZE	DRAWING NO	REV.
J-1136-06	1	701A			D E D-1101-00	1
J-1136-00	1	701A	FINISH	SCALE 2" = 1"	STOCK AS 8000	SHEET 1 OF 1
NEXT ASSY	QTY REQD	QTY IN STOCK	MODEL NO			



PCB ASSEMBLY
DIGITAL LEVEL

DO NOT SCALE DIMS



REV.	DESCRIPTION	DATE	APPROVED
1	SEE SHEET 1		

ITEM NO.	QTY	UNIT OR IDENTIFYING NO.	SYMBOL	DESCRIPTION	MANUFACTURE OR PARTS LIST	INTRINSIC OR MFG.	INSPECTION	CODE
LIST OF MATERIAL OR PARTS LIST								
UNLESS OTHERWISE SPECIFIED: DIMENSIONS ARE IN INCHES. DIMENSIONS BEFORE PLATING. BREAK ALL SHARP CORNERS. FINISH ON ALL MACHINED SURFACES EXCEPT AS NOTED.								
TELEPHONE NO.								
DRAWN BY								
APPROVED BY								
DATE								
SCALE								
STOCK AS								
SHEET NO.								
REV. NO.								
DATE								

HALCON INC. 501 VANDERBILT WAY CAMPBELL, CA 95008

DIGITAL LEVEL

DSD-1101-002

8

7

6


5

4


3

2

1




REVISIONS		
REV.	DESCRIPTION	DATE
A	PRODUCTION RELEASE	11-7-78
B	REVISED PER ECO #00640	T.N. 11-7-78
C	REVISED PER ECO #00799	T.N. 11-7-78
D	REVISED PER ECO #00817	9me 12-2-78



THIS GATE TO BE 4049 ONLY
 ALL RESISTORS ARE IN OHMS 1/4W, 5%

NOTES - UNLESS OTHERWISE SPECIFIED:

ITEM NO.	PART OR IDENTIFYING NO.	QTY. REQD.	NOMENCLATURE OR DESCRIPTION	INTERNAL OR NOTE	SPECIFICATION	DATE																								
LIST OF MATERIAL OR PARTS LIST																														
UNLESS OTHERWISE SPECIFIED: DIMENSIONS ARE IN INCHES. DIMENSIONS BEFORE PLATING. BREAK ALL SHARP CORNERS. FINISH ON ALL MACHINED SURFACES EXCEPT AS NOTED. TOLERANCES ON:																														
DIGITAL LEVEL																														
<table border="1"> <tr> <td>ED-101-00</td> <td>---</td> <td>702A</td> <td>FRSH</td> <td>DATE 11-5-78</td> <td>REV. 1</td> <td>ISSUED BY</td> <td>DES.</td> </tr> <tr> <td>ED-101-00</td> <td>---</td> <td>701A</td> <td>FRSH</td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>REV. AUTH.</td> <td>REV. REC.</td> <td>REV. TRAL.</td> <td>MODEL NO.</td> <td></td> <td></td> <td></td> <td></td> </tr> </table>							ED-101-00	---	702A	FRSH	DATE 11-5-78	REV. 1	ISSUED BY	DES.	ED-101-00	---	701A	FRSH					REV. AUTH.	REV. REC.	REV. TRAL.	MODEL NO.				
ED-101-00	---	702A	FRSH	DATE 11-5-78	REV. 1	ISSUED BY	DES.																							
ED-101-00	---	701A	FRSH																											
REV. AUTH.	REV. REC.	REV. TRAL.	MODEL NO.																											




501 WANDLER WAY
 CAMPBELL, CA 95008

DIGITAL LEVEL

ED-101-00	---	702A	FRSH	DATE 11-5-78	REV. 1	ISSUED BY	DES.
ED-101-00	---	701A	FRSH				
REV. AUTH.	REV. REC.	REV. TRAL.	MODEL NO.				

8 7 6 5 4 3 2 1

REV.	DESCRIPTION	DATE	APPROVED
A	PRODUCTION RELEASE	10/76	D.S.




1. J1-1, 2, 3, 4 HAVE HEATSINKS INSTALLED
NOTES UNLESS OTHERWISE SPECIFIED

ITEM NO.	PART OR IDENTIFYING NO.	QTY. REQD.	NOMENCLATURE OR DESCRIPTION	MATERIAL OR NOTE	APPROX. QTY.	CODE
LIST OF MATERIAL OR PARTS LIST						
CHECKS OTHERWISE SPECIFIED: DIMENSIONS ARE IN INCHES. DIMENSIONS NOTED PLURAL MEAN ALL SHARP CORNERS. RE / FINISH ON ALL MACHINED SURFACES EXCEPT AS NOTED.						
TOLERANCES UNLESS OTHERWISE SPECIFIED:						
DIMENSIONS						
ANGLES						
HOLES DRILL						
FINISH						
DATE: 10/76			BY: [Signature]		SCALE: AS SHOWN	
DRAWING NO. DSD-1104-00			REV. A		SHEET 1 OF 1	
MATERIAL OR NOTE: HALCON INC. 301 VAN CURE WAY, CAMPBELL, CA 95008						

8 7 6 5 4 3 2 1

DO NOT SCALE DRAWING

REV.	DESCRIPTION	DATE	BY
A	PRODUCTION RELEASE	8-1-76	P.B.
B	REVISED PER ECO #00610	8-20-76	W.H.
C	REVISED PER ECO #00714	R.M.G.	W.H.
D	REVISED PER ECO #00888	A.M.G.	W.H.



- 5 INSTALL R1, 3 AND 5 APPROX .125 UP OFF BOARD.
 - 4 SECOND ASSEMBLY DIRECT.
 - 3 CR1 - GDS TO BE RAISED OFF PCB AT INSTALLATION.
2. FOR LIST OF MATERIALS SEE 8000-1104-00.
 1. FOR SCHEMATIC SEE 50-1104-00.
- NOTES - UNLESS OTHERWISE SPECIFIED

ITEM NO.	QUANTITY	PART OR IDENTIFYING NO.	DESCRIPTION	MATERIAL OR NOTE	REVISION
7	2800-0223-00	3	WASHER - 3/16" DIA. x .125" THK.		
6	2800-0098-01	3	INSULATOR, #4		
5	2800-0042-00	3	WASHER - SPIT-LOCK #4		
4	6002-0711-00	2	TIE-WRAP		
3	6002-0173-00	1	TIE-WRAP		
2	2800-0028-00	3	PLATE-WIRE #4		
1	2800-0124-00	3	SCREW-BH #4-40 X 3/16"		

UNLESS OTHERWISE SPECIFIED, DIMENSIONS ARE IN INCHES. SURFACES UNLESS NOTED OTHERWISE ARE TO BE MACHINED TO FINISH.




DATE: MAY 1976
 DRAWING NO: 8000-1104-00
 SHEET NO: 1 OF 1

PCB ASSEMBLY - POWER SUPPLY BOARD

SCALE: 2X
 STOCK NO: 8000

SEE NOTES

REV	DESCRIPTION	DATE	APPROVED
A	PRODUCTION RELEASE	12/27/78	DR



2. FOR INTERCONNECTIONS SEE WL-1148-00

⚠ (1) THIS IC IS MOUNTED ON HEAT SINKS

NOTES - UNLESS OTHERWISE SPECIFIED:

ITEM NO.	PART OR IDENTIFYING NO.	QTY. REQ'D.	ABBREVIATION OR DESCRIPTION	MATERIAL OR NOTE	SPECIFICATION	CODE
LIST OF MATERIAL OR PARTS LIST						
UNLESS OTHERWISE SPECIFIED, DIMENSIONS ARE IN INCHES. DIMENSIONS IN PARENTHESES ARE FOR REFERENCE. BREAK ALL SHARP CORNERS.						
RE / FINISH ON ALL MOUNTED SURFACES EXCEPT AS NOTED.						
TOLERANCES ON:						
DIMENSIONS						
HOLE DIA.						
HOLE DRILL						
FINISH						
NEXT ASSY.						
MFG. NO.						
SCALE						
STOCK NO.						
SHEET NO.						

501 MANDELL WAY
 CAMPBELL, CA 95008



MOTHER BOARD-702

DRAWING NO. **DSD-1148-00**

SCALE: 1" = 1"

DO NOT SCALE DIMS.

REVISED		
REV.	DESCRIPTION	DATE
A	PRODUCTION RELEASE	07/26/56
B	REVISED PER E.C.O. 00456	7/27/56
C	REVISED PER E.C.O. 00469	7/27/56
D	REVISED PER E.C.O. 00700	08/03/56
E	REVISED PER E.C.O. 00774	08/18/56
F	REVISED PER E.C.O. 00878	09/29/56



ALL RESISTORS ARE IN OHMS (5W, 5%
 NOTES-UNLESS OTHERWISE SPECIFIED-

QTY	PART OR IDENTIFYING NO.	REF. DESIGNATION	MANUFACTURE OR DESCRIPTION	APPROVAL OR SIGN.	REVISION
LIST OF MATERIALS, AS SHOWN					
UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES. DIMENSIONS BEFORE PLATING. BREAK ALL SHARP CORNERS.					
USE POWER ON ALL MACHINES. VOLTAGES EXCEPT AS NOTED OTHERWISE ARE:					

WALCON INC.
 171 YONKERS STREET
 YONKERS, N.Y. 10595

LEVEL METER BOARD

Part No. **D-50-1100-00**


TO ADJUST NOTCH:

④ SET EXT OSC 995HZ 0.0DBM SELECT RCV NOTCH/NOISE
ADJUST R1 ON 1100 BD FOR MIN ~ 27DBRN


⑥ SET EXT OSC 1025HZ 0.0DBM
ADJUST R5 ON 1100 BD FOR MIN ~ 27DBRN

⑦ SET EXT OSC 1010HZ 0.0DBM
ADJUST R3 ON 1100 BD FOR MIN ~ 27DBRN


⑧ REPEAT a, b, c until all three points require no further adjustment.



⑨ SET OSC FOR 995HZ ADJUST R1 FOR 36DBRN
⑩ " " " 1025HZ " R5 " " " " " "
CHECK FOR 995 TO 1025 ALWAYS
< 40 DBRN




REVISION	DATE	BY
E REVISED PER ECO #006197	10/11/77	JAC
F REVISED PER ECO #006484	11/29/77	JAC
G REVISED PER ECO #00699	12/19/77	JAC



D
C
B
A


D
C
B
A



2. WIDE ANY CHANGE TO MEET SPECIFICATIONS.
 1. ALL RESISTORS ARE IN OHMS 1/8W, 1%
 NOTES-UNLESS OTHERWISE SPECIFIED-

ITEM NO.	UNIT OR IDENTIFICATION NO.	QTY. REQ'D.	REMARKS, QUANTITY OR DESCRIPTION	MATERIAL OR PART NO.	REVISION
LIST OF MATERIALS OR PARTS LIST					
UNLESS OTHERWISE SPECIFIED, DIMENSIONS ARE IN INCHES. DIMENSIONS IN PARENTHESES ARE FOR PLATING. BREAK ALL SHARP CORNERS.					
1/8" TYPICAL ON ALL SHOWN SURFACES EXCEPT AS NOTED.					
TOLERANCES ARE:					
RESISTORS					
CAPACITORS					
MEASUREMENTS					
DATE: 12/19/77					
DESIGNER: JAC					
DRAWN: JAC					
CHECKED: JAC					
APPROVED: JAC					
CD-102-01			702A		
ED-102-01			701A		
NOT SHOWN			700A		
COMMON ANALOG					
PART NO. CD-102-01					
REV. 1					

REVISIONS		
REV	DESCRIPTION	DATE
1-0		
A	INITIATED FOR PRODUCTION PER ECD# 00528	4/1/72




- △ DO NOT LOAD.
 △ INSULATE LEADS OF COMP RIB WITH TEFLON TUBING AND INSURE THAT AN AIR GAP (WHY QS) EXIST BETWEEN QA, QS, AND QB. IF NECESSARY, INSULATE WITH SHRINK TUBING.
 ⊕ SOLDER PADS DENOTES CATHODE END OF DIODE, POS END OF CAP, EMITTER OF TRANSISTOR OR GATE OF FET.
 2. FOR LIST OF MATERIALS SEE 8000-1102-01
 1. FOR SCHEMATIC SEE 80-1102-01
 NOTES: UNLESS OTHERWISE SPECIFIED

ITEM NO.	PART OR IDENTIFYING NO.	QTY. REQD.	NOMENCLATURE OR DESCRIPTION	MATERIAL OR NOTE	SPECIFICATION	CODE
LIST OF MATERIAL OR PARTS LIST						
UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES. DIMENSIONS BEFORE PLATING. BREAK ALL SHARP EDGES.						
D / FINISH ON ALL MACHINED SURFACES EXCEPT AS NOTED						
TOLERANCES ON:						
DECIMALS .1"						
ANGLES .1°						
HOLES (DRILL) ±.005						
FINISH						

801 - CAMPBELL WAY
 CAMPBELL, CA 95008
HALCYON INC.
PCB ASSEMBLY - COMMON ANALOG
 DATE: 4/1/72
 DRAWING NO: **D ED-1102-01**
 REV: **A**

REV	DESCRIPTION	REV	APPROV
A	PRODUCTION RELEASE	10476	DS
B	REVISED PER ECO D0408	10571	DS
C	REVISED PER ECO 10125	10677	DS



VCOIN	J1-10	E13
VCOLOW	J2-15	E12
SPKHI	J1-20	E5
SPKIN	J1-21	E4
INTLEV	J2-22	E3
SPKDRV	J2-23	E6
ANASND	J3-1	E2

J2-3	J7-4	-15V
J2-4	J7-1	BAT9V
J2-1	J7-3	ANASND
J2-2	J7-2	DCSND


E18	→	BLND
E22	→	DISSND
E1	→	DCVINT
E15	→	DCVINT
E16	→	DCVINT

ITEM NO.	PART OR IDENTIFYING NO.	QTY. REQD.	NOMENCLATURE OR DESCRIPTION	MATERIAL OR NOTE	SPECIFICATIONS	LOC. SHOWN
LIST OF MATERIAL OR PARTS LIST						
UNLESS OTHERWISE SPECIFIED, DIMENSIONS ARE IN INCHES. DIMENSIONS BEFORE PLATING. BREAK ALL SHARP EDGES.						
* FINISH OF ALL SURFACES: ✓ SURFACES EXCEPT AS NOTED						
TOLERANCES ON:						
DIMENSIONAL: ±.005						
HOLE SIZE: ±.002						
FINISH: 100						
DATE: 10/11/67						
DRAWN BY: D						
CHECKED BY: D						
PARTS LIST NO. 1103-01						

HALOXYON INC. 801 VANDEL WAY CAMPBELL, CA 95008

MOTHER BOARD (MODEL 701)


DATE: 10/11/67	REV: 1	SHOWN NO.:	NO.:
DRAWN BY: D	CHECKED BY: D	DATE: 10/11/67	NO.:



REV	DESCRIPTION	DATE	BY
A	PRODUCTION RELEASE	11/18/68	...
B	REVISED PER ECO 00879	11/22/68	...


- 3 MINIMUM LEAD LENGTH FOR ALL LEADS ON FRS SIDE TO BE .00.
 - 4 FOR MOUNTING AND INSTALLATION ADJUSTMENTS SEE DWG. ED-1122-24
 - 5. FOR SCHEMATIC SEE 50-1103-01
 - 2. FOR LIST OF MATERIALS SEE 8000-1103-01
 - 1. FOR WIRING LIST SEE WL-1103-01
- NOTES-UNLESS OTHERWISE SPECIFIED

ITEM NO	PART OR IDENTIFYING NO.	QTY. REQD.	NOMENCLATURE OR DESCRIPTION	MATERIAL OR NOTE	SPECIFICATION	CODE
LIST OF MATERIAL OR PARTS LIST						
UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES. DIMENSIONS BEFORE FINISH. SHOWN ALL SHARP CORNERS.						
FINISH ON ALL MOUNTED SURFACES CHECK AS NOTED						
TOLERANCES ON:						
DIMENSIONS						
ANGLES						
HOLE DRILLS						
FINISH						
DATE: 11/22/68						
BY: [Signature]						
CHK: [Signature]						
APPR: [Signature]						
DRAWING NO. ED-1103-01						
REV. A						



REV.	DESCRIPTION	DATE	APPROVED
1	SEE SHEET 1		

ITEM NO.	PART OR IDENTIFYING NO.	QTY. REQD.	MANUFACTURE OR DESCRIPTION	MATERIAL OR NOTE	SPECIFICATION	CODE
LIST OF MATERIAL OR PARTS LIST						
UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES. DIMENSIONS BEFORE PLATING. BREAK ALL SHARP CORNERS.						
FINISH ON ALL MACHINED SURFACES EXCEPT AS NOTED.						
TOLERANCES ON:						
DIMENSION						
ASSEMBLY						
HOLES (SMALL)						
FINISH						
DATE DESIGNED	DATE MANUFACTURED	DATE IN STOCK	REV.			
APPROVED	BY	SCALE	STOCK AS	SHEET 2 OF 2		


HAWCON INC.
 301 YANDELL WAY
 CAMPBELL, CA 95008

LEVEL METER BOARD

DATE DESIGNED: _____
 DATE MANUFACTURED: _____
 DATE IN STOCK: _____
 REV. _____
 BY _____
 SCALE _____
 STOCK AS _____
 SHEET 2 OF 2